

FP 16.6: Fractal Capacitors

Hirad Samavati, Ali Hajimiri, Arvin Shahani, Gitty Nasserbakht[†], Thomas LeeStanford University, Stanford, CA
[†]Texas Instruments, Dallas, TX.

This paper introduces a high-density linear capacitor structure with low bottom-plate parasitics. The density of such a structure improves as process technologies scale.

The metal-to-metal and metal-to-poly capacitors that have the highest linearity and quality factor, Q , have the lowest capacitance-per-unit area in comparison with other types such as MOS and junction capacitors. This usually limits their applications due to the large cost overhead imposed by the excess area used. The vertical spacing and the thickness of metal layers do not scale proportionally as the minimum horizontal spacing between metal lines in modern scaled technologies. This is a disadvantage for parallel plate capacitors since they consume a larger percentage of the die area. Due to their large area these capacitors suffer from a large bottom-plate capacitance.

The continued scaling of process technologies can be exploited to achieve higher capacitance per area by using lateral fringing fields [1]. The amount of increase in capacitance, due to the lateral fringing, is proportional to the periphery. Therefore a structure with larger periphery per unit area is desirable.

Ideal fractals demonstrate infinite periphery with finite area [2]. An image of such a structure with limited resolution is shown in Figure 1. Although lithography limitations prevent fabricating a real fractal, one can use quasi-fractal structures with minimum dimensions limited by lithography. These structures have a long periphery and therefore result in large capacitances for a given area. The capacitance can be further augmented by using cross-coupled multiple metal layers to exploit both vertical and lateral fields as shown in Figure 2. Depending on the vertical spacing of metal layers and density of the fractal used, electromagnetic field-solver simulations show up to 6 times larger capacitance per area at horizontal metal spacing of $0.5\mu\text{m}$. This boost factor increases as the technology scales, unlike conventional parallel-plate structures.

Fractal capacitors retain the linearity of metal-to-metal capacitors with limited degradation of Q . The structures automatically limit the length of the thin metal sections to a few microns, keeping the series resistance reasonably small. Another advantage is the reduction of bottom-plate capacitance because of the smaller area. Some of the field lines terminate on the adjacent plate instead of the substrate that further reduces the bottom-plate capacitance (Figure 2). The pseudo-random nature of the structure can also reduce any systematic offset due to misalignment during the lithography process. Lateral flux capacitors shift the burden of repeatability and accuracy away from oxide thickness to lithography.

One problem in use of fractal structures is their generation and predictability. A program called layout generator for fractal capacitors (LGFC) is written that uses the technology file and a fractal library to generate customized layout of fractal capacitors. LGFC also generates the three-dimensional description of the fractal structures in various field-solver formats (e.g. Maxwell [2]). This allows accurate design of capacitors with desired values. An example of a layout generated by LGFC is shown in Figure 3.

To demonstrate feasibility and verify characteristics, a fractal capacitor is implemented in a five-metal-layer process. This fractal, based on a family of fractals known as Koch Islands, is shown in Figure 4 [3]. Although this structure may not be the most efficient choice, the overall improvement over a standard parallel-plate capacitor with the same metal area is a factor of 2.3. In each metal layer, there is an inner and an outer conductor and a fractal border. The lateral metal spacing is $0.6\mu\text{m}$ and the vertical spacing is $0.8\mu\text{m}$. There are four cross-coupled metal layers. The fifth metal layer is used solely to make connections to the capacitor terminals. The need for an additional metal layer to make contacts to capacitor terminals is not an inherent characteristic of fractal structures but is only a property of this particular fractal.

The results of high-frequency two-port network measurements are shown in Figure 5, that depicts the magnitude of Y_{12} as a function of frequency. It also shows the equivalent RLC model together with the best-fit parameters. The structure exhibits a self-resonant frequency of 3.7GHz. Field solver simulations predict a capacitance of 5.4pF compared to the mean measured value of 5.5pF. The series inductance of the lines connecting the pads to the capacitor terminals is simulated to be 0.3nH , which accounts for 90% of the measured series inductance. About 80% of the series resistance can be attributed to vias and connecting stubs. Since both r_s and L_s are dominated by non-fundamental mechanisms, Q and the self-resonance frequency can be significantly improved.

The above measurements are repeated for 15 sites across an 8" wafer (Figure 6). The distribution has a mean value of 5.5pF and a standard deviation of 83fF. It is noteworthy that the five points with the value of 5.4pF in the histogram correspond to the central sites which show a much smaller standard deviation of 9.4fF. These five sites are spread over an area of $60\times 60\text{mm}^2$, yet the mismatch is less than 0.2%. The capacitance increases with distance from the center of the wafer that suggests the mismatch is due mostly to systematic variations in oxide thickness across the wafer.

Acknowledgments:

The authors acknowledge T. Ahrens for helpful discussions.

References:

- [1] Shahani, A., D. Shaeffer, T. Lee, "A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver," ISSCC Digest of Technical Papers, pp. 380-381, Feb., 1997.
- [2] Ansoft Corporation, *Maxwell 3D Parameter Extractor*, 1997.
- [3] Mandelbrot, B., *The Fractal Geometry of Nature*, W. H. Freeman, New York, 1983.




Figure 1: A fractal structure.




Figure 4: Fractal capacitor die micrograph.




Figure 2: Simplified cross-sectional view.




Figure 5: Two-port measurements.




Figure 3: Layout generated by LGFC.




Figure 6: Capacitance distribution across the wafer.