

# Digitally assisted equalization of third-order intermodulation products in wideband direct conversion receivers

EDWARD A. KEEHR AND ALI HAJIMIRI

*An effective linearization technique capable of equalizing IM<sub>3</sub> products resulting from an arbitrary out-of-band blocking scenario in a wideband direct conversion receiver is presented. IM<sub>3</sub> products are regenerated in the RF analog domain of a low-power mixed-signal feedforward path and are used to cancel analogous signal terms in the original receiver at digital baseband via adaptive equalization. The composite SAW-less receiver achieves an improvement in effective IIP<sub>3</sub> from  $-7.1$  to  $+5.3$  dBm under worst-case UMTS Region 1 blocking when the feedforward path is active.*

**Keywords:** RF, Receiver, Mixed signal, Digital, Adaptive, Linearization

Received 16 January 2009; Revised 18 April 2009; first published online 22 June 2009

## I. INTRODUCTION

For the past 20 years, the use of digitally assisted techniques to reduce the impact of analog circuit nonidealities has steadily increased and has spread to applications within a wide variety of circuit blocks. In this regard, RF receivers have received comparatively little attention, perhaps due to the relative ease and cost with which design specification could be met. One important example of this is the use of off-chip SAW filters to improve the effective linearity of the receiver by attenuating large out-of-band blocking signals. However, with the recent push toward multi-mode receivers, the feasibility of incorporating many such filters into a design has plunged. The work described in this paper addresses this trend by proposing a mixed-signal feedforward enhancement scheme to improve the effective out-of-band IIP<sub>3</sub> of a SAW-less universal mobile telecommunications system (UMTS) receiver. This paper builds upon the results of [1] by describing the key concepts used to set performance requirements on the enhancement circuitry and also contains measured sensitivity results for the complete receiver.

## II. SYSTEM-LEVEL CONCEPTS

### A) System-level linearization via equalization

In order to improve the system IIP<sub>3</sub> for a SAW-less direct-conversion receiver, the original main path of the receiver is augmented with an alternate feedforward receiver path, as shown in Fig. 1 [1, 2]. The alternate path generates IM<sub>3</sub> products in the analog domain at RF and downconverts them to baseband using the same LO frequency as the main path receiver. The IM<sub>3</sub> products are then digitized and are used as inputs to an equalizer which cancels the baseband IM<sub>3</sub>

products in the main path. Hence, a linearization via equalization is accomplished. Generating the IM<sub>3</sub> products after the low noise amplifier (LNA) at RF is a crucial feature of this architecture, since it is at this point in the system that the blocker magnitudes are at their largest.

This solution has the advantages of being both power efficient and robust. Since the alternate path must process only IM<sub>3</sub> terms, the dynamic ranges of its constituent circuits can be over 10 dB less than in the main path, allowing for significant power savings in its overall design. The time-averaged power dissipation of the alternate path is further reduced by powering it on only when needed, as problematic blocker conditions occur roughly less than 10% of the time. The adaptive tracking nature of the equalization guarantees robustness in the presence of changes in temperature, LO frequency, fading, and changing blocker characteristics.

The idea of adaptively canceling IM<sub>3</sub> products has recently been described in a system-level study [3], where the alternate path resides completely within digital baseband. For IM<sub>3</sub> cancellation to occur in this scheme, the analog-to-digital converter (ADCs) must digitize all possible IM<sub>3</sub>-producing blockers. For example, in FDD UMTS Region 1 this requires digitizing frequency bands from 1670–1850, 2015–2075, and 1920–1980 MHz (TX band), rendering this scheme unattractive from a power efficiency perspective. In order to overcome this issue, the mixed-signal approach proposed in this work passes only the problematic IM<sub>3</sub> products through the alternate path ADCs. Hence, the alternate path ADC and digital baseband sampling rate requirements are no greater than those of the original main path. Furthermore, generating IM<sub>3</sub> products at RF prior to downconversion guarantees sufficient IM<sub>3</sub> amplitude and signal quality for an arbitrary blocker offset from the receiver LO frequency.

### B) Receiver system architecture

The receiver system architecture described in this paper is shown in Fig. 2. In order to provide a quantitative design

Department of Electrical Engineering, California Institute of Technology, 1200 E. California Boulevard, M/C 136-93, Pasadena, CA 91125, USA.

**Corresponding author:**

A. Hajimiri

Email: hajimiri@caltech.edu




Fig. 1. IM3 equalization concept in this work.

objective, the design targets the FDD UMTS Region 1 standard, as it is known for its stringent linearity requirements. It contains a custom integrated front-end in 130 nm RF CMOS, analog baseband circuitry on PCB, and a digital back end implemented on an field programmable gate array (FPGA) platform.

Although it is possible to perform the adaptive equalization in analog circuitry, shifting as much of the signal processing as possible to the digital domain yields several advantages. For example, the behavior of digital circuitry is relatively insensitive to process variations, and the continued scaling of digital processes has made baseband digital blocks power competitive with equivalent blocks in the analog domain.

Considerations specific to modern cellular receivers also factor into the choice of placing the adaptive equalizer in the digital domain. For example, such receivers often implement adjacent channel rejection filters in digital circuitry to assist in multimode reconfigurability. It is therefore best to place the adaptive equalizer after these filters in the digital domain as well in order to ensure that large adjacent channel signals do not interfere in the adaptive equalization.

### III. ANALOG CIRCUIT DESCRIPTIONS

#### A) Main path circuitry

As shown in Fig. 2, the LNA is an inductively degenerated cascode architecture which is terminated by a transformer balun. The balun is followed by folded high-IIP<sub>2</sub> mixers [4], which are capable of functioning under the 1.2 V supply voltage. This choice makes IM<sub>2</sub> equalization unnecessary and allows the design effort to focus solely on IIP<sub>3</sub> improvement. The mixers are driven by actively loaded Cherry–Hooper LO buffers [5] which are required to drive the rather large mixer switching device gate capacitances.

The main path analog baseband circuitry is implemented with discrete, commercially available components. The baseband low-pass filter is a third-order Chebyshev architecture and is followed by an 8-bit pipelined ADC running at 50 MHz.




Fig. 2. Experimental UMTS receiver architecture.

## B) Alternate path circuitry

The alternate path is a low-power, low-area variant of the main path, with the primary difference being the inclusion of an IM<sub>3</sub> term generator. In order to conserve area, the alternate path mixer dispenses with the tuning inductor present in the main path mixer and replaces the single tail current source with two—one for each branch of the circuit. The integrated portion of the alternate path, including IM<sub>3</sub> term generator, mixers, LO buffers, and frequency divider consumes 6.7 mA under 1.2 V.

Like the main path, the alternate path baseband circuitry is implemented with discrete components. Part of the alternate path baseband low-pass filters are incorporated into buffers which drive two 8-bit pipelined ADCs running at 16.66 MHz. Together, these off-chip components consume less than 7.6 mA under a 2.7 V supply.

## IV. IM<sub>3</sub> TERM GENERATOR

### A) Design requirements

The IM<sub>3</sub> term generator merits additional consideration in specifying its design requirements, as it is an atypical block for use in an RF receiver. An explicitly cubic circuit is desired, as it passes negligible linear terms around the receiver LO frequency. If present, these terms will be treated as error by the adaptive equalizer, potentially reducing the gain of the desired signal or the degree to which distortion terms are canceled.

The IM<sub>3</sub> product-to-error ratio (IER) metric [6] can be used to quantify the performance impact of the alternate path error on the complete receiver in a simple manner. To see how, consider the output of the alternate path as the output of the adaptive filter in Fig. 1. The equality of the IM<sub>3</sub> products in the main and alternate paths is enforced by the adaptive equalizer at the summation node here (1) with any discrepancy in this equality counting toward the IER of the alternate path

$$I_{MAIN} = I_{ALT} \quad (1)$$

After equalization of the IM<sub>3</sub> products, the receiver output still contains error due to noise, other IM products, and numerous other effects. As implied by (2) this error power can be decomposed into pre-existing main path error power and error power due to the alternate path. It is assumed that the two error power components are uncorrelated to good approximation and can be referred to the input of the receiver via the main path gain:

$$E_{TOT,rms}^2 = E_{MAIN,rms}^2 + E_{ALT,rms}^2 \quad (2)$$

Using (1) and (2) the relation of (3) is derived:

$$E_{TOT,rms}^2 = E_{MAIN,rms}^2 \left( 1 + \left( \frac{IER_{MAIN}}{IER_{ALT}} \right)^2 \right) \quad (3)$$

As the quantities of (3) regarding main path and total allowable input-referred error should be known prior to the design of the alternate path, (3) can be used to determine the required IER of the alternate path. Another important

implication of (3) is the fact that as the power of the IM<sub>3</sub>-producing blockers varies, the IER quantities of the two paths roughly track assuming that the distortion is dominated by third-order distortion products. Given this, the specification for total input-referred error power in (3) will be met under any blocking conditions to first order if it is met under peak blocking conditions. It can be shown under a reasonable error budgeting procedure that for a UMTS receiver with uncorrected  $IIP_3 = -9$  dBm,  $IER_{ALT}$  under peak blocking conditions (denoted  $IER_{ALT,PK}$ ) should be  $> 31$  dB [2].

### B) Circuit design

Cubic term generators have been used in the past for the pre-distortion of nonlinear RF transmitter power amplifiers. Reported topologies include those that utilize the third-order Taylor series coefficient of the MOSFET [7] and those that cascade multipliers in a multistage configuration in order to create polynomial predistorters [8–10].

For this work, a multistage IM<sub>3</sub> term generator is utilized due to its superior IM<sub>3</sub> product-to-noise ratio (INR) properties, which stem from the strong second-order MOSFET nonlinearity and from the fact that the output of the initial squaring circuit is only attenuated with respect to the active device noise floor as the square rather than the cube of the input. The circuit schematic is shown in Fig. 3. The second-order nonlinear operation is performed by a conventional metal-oxide-semiconductor (MOS) squaring circuit in order to avoid the generation of higher-order IM products associated with the nonlinearity of the Gilbert cell current commuting devices.

As it produces a single-ended output, the squaring circuit is followed by an active balun, which performs an inductorless single ended to differential conversion. To improve the generator common mode rejection ratio (CMRR), the negative terminal of the balun is tied to a replica squaring circuit whose gate terminals are shorted. This branch only generates common mode signal, which is then rejected by the CMRR of the balun. The final nonlinear operation is performed by a Gilbert cell multiplier. The nonlinearity of the current commuting devices can be mitigated at the expense of the




Fig. 3. IM<sub>3</sub> term generator schematic.




Fig. 4. Multistage cubing: frequency domain considerations.

current gain of this stage. However, this gain can be made up in the stages in between the nonlinear operations.

Perhaps the most important aspect of the proposed IM<sub>3</sub> term generator is its multistage nature. Only the beat frequency terms of the squaring need to be retained in order to recreate the relevant IM<sub>3</sub> products. Hence, the bandwidth of the inter-multiplication circuitry can be substantially smaller than the RF frequencies of the blocker signals, as depicted in Fig. 4. In this case, the gain-bandwidth principle can be used to the designer's advantage, as substantial gain can be applied for less power than if the full IM<sub>2</sub> spectrum up to 4 GHz were retained in between nonlinear operations.

## V. ALTERNATE PATH POSTFILTER REQUIREMENT DERIVATION

In the alternate path, the out-of-band signals that must be attenuated at baseband are the undesired IM<sub>3</sub> products produced by the cubic term generator. One way to determine baseband postfilter requirements is to first bound the total receiver error as a function of the ratio of the alternate path IM<sub>3</sub> products under peak blocking to the maximum output error due to aliasing of undesired IM<sub>3</sub> products. This quantity is denoted  $I_{PK}E_{MAX}R_{ALTPF}$  and reflects the fact that the maximum aliased error may not occur under peak blocking conditions. Equation (3) can therefore be modified as in (4), with  $IER_{ALT,REM,PK}$  denoting the IER of the remainder of the alternate path under peak blocking:

$$E_{TOT}^2 \leq E_{MAIN,PK}^2 \cdot \left( 1 + \left( \frac{IER_{MAIN,PK}}{IER_{ALT,REM,PK}} \right)^2 + \left( \frac{IER_{MAIN,PK}}{I_{PK}E_{MAX}R_{ALTPF}} \right)^2 \right) \quad (4)$$

Whether or not a particular postfilter/ $F_{S,ADC}$  meets a given IER requirement for the FDD UMTS Region 1

out-of-band blocking test, in which the TX leakage acts as one of two blockers, can be determined by a sweep on the RX and TX LO frequencies. Since for each set  $\{f_{RX}, f_{TX}\}$  there exist two potential CW blockers that result in corruptive IM<sub>3</sub> products, a third dimension must be added to the sweep. The following steps are performed for each sweep iteration:

- 1) For each set  $\{f_{RX}, f_{TX}, f_{CW}\}$  the maximum blocker magnitudes  $A_{CW}$  and  $A_{TX}$  are determined using the blocker specification and the frequency response of any up-front filtering (e.g. the UMTS duplexer).
- 2) IM<sub>3</sub> product magnitudes are computed at the four IM<sub>3</sub> frequencies:  $\{f_{RX}, f_{TX}, f_{CW}, f_{RX} - 3|f_{CW} - f_{TX}|\}$ .
- 3) The spectrum from part 2 is then downconverted to baseband by  $f_{RX}$  and a postfilter model is applied.
- 4) The effective baseband frequency domain spectrum is aliased to discrete-time baseband by  $F_{S,ADC}$ . The energy falling within the RX bandwidth is integrated and used to divide the alternate path IM<sub>3</sub> product magnitude under peak blocking. This quantity is then compared to a running minimum and if less, the running minimum is updated. The result of this procedure is the  $I_{PK}E_{MAX}R_{ALTPF}$  for the given postfilter/ $F_{S,ADC}$  combination.

For this project,  $F_{S,ADC} = 16.66$  MHz was chosen to allow the use of a low-power ADC. In this case, if the only postfiltering present were the mixer output pole at 1.5 MHz, then  $I_{PK}E_{MAX}R_{ALTPF} = 27$  dB. Adding another first-order pole to the ADC buffer at 8 MHz yields  $I_{PK}E_{MAX}R_{ALTPF} = 46$  dB, which meets the requirements of the design of [2] with margin. To visually depict the worst-case undesired IM<sub>3</sub> products relative to the peak IM<sub>3</sub> amplitude as a function of frequency, the procedure described above may be terminated at Step 3, the result divided by the peak IM<sub>3</sub> amplitude, and a maximum operator instituted at each frequency bin, resulting in Fig. 5 for the design of [2].




Fig. 5. Calculated worst-case undesired  $IM_3$  product magnitude relative to peak desired alternate path  $IM_3$  magnitude versus baseband frequency offset.

## VI. DIGITAL EQUALIZATION

The path equalization implemented in this project is performed in the digital domain and is partitioned into fixed and adaptive portions. This choice stems from the fact that the minimal analog postfilters of the main and alternate path were found to be different in both type and order. Compensating such a known infinite impulse response (IIR) path difference via adaptive equalization is computationally inefficient. Therefore, the fixed equalization consists of a three-multiplier IIR filter in the alternate path. Also lumped into this filter is a coarse group delay compensation. The remaining difference between the two paths is a small random mismatch in the baseband transfer function and a complex DC gain. Because this difference is broadband in the frequency domain, it corresponds to a small number of finite impulse response (FIR) taps required in the adaptive equalizer by the duality principle. The most significant mismatch to be compensated stems from the phase response of the interstage circuitry of the  $IM_3$  term generator, shown in Fig. 6. As this phase response is not known *a priori*, the adaptive equalizer must track and compensate for the additional phase mismatch introduced.

Due to its simplicity and convergence speed, the normalized least mean squares (LMS) (NLMS) algorithm was




Fig. 6. Phase response of interstage circuitry in  $IM_3$  term generator.




Fig. 7. Enhanced NLMS adaptive equalizer block diagram.

chosen for the adaptive equalization scheme. The division characteristic of NLMS can be  $\log_2$ -quantized [11], allowing the use of a simple barrel shifter as a divider. Although a complex LMS-based algorithm such as NLMS can equalize the phase skew between the main and alternate paths, in general the presence of I-Q mismatch on either path limits the  $IM_3$  cancellation. As shown in Fig. 7, this issue was overcome by feeding back the complex corrected signal back to independent I and Q taps on each of the incoming alternate path signals, essentially adding another degree of freedom to the algorithm.

Another consideration is that the adaptive equalizer performance is degraded in the presence of DC offset. To solve this problem, the proposed design includes high-pass filters in the digital domain and DC offset trimming circuitry in the alternate path. Periodic offset trimming must be performed prior to the alternate path high-pass filters, or the step response incurred when enabling the digital portion of the alternate path will result in an exponential error transient at the output, prolonging equalizer convergence.

## VII. MEASUREMENT AND PERFORMANCE

The emphasis of this project is to meet the IIP<sub>3</sub> requirements implicitly posed by the UMTS out-of-band blocking test, which must be performed while the TX path is operating at maximum output power [12]. For the duplexer [13], the worst-case specified IMD condition, with values referred to the LNA input, is  $-26$  dBm TX leakage at 1.98 GHz, a  $-34$  dBm CW blocker at 2.05 GHz, when the receiver LO frequency is set to 2.12 GHz.

### A) Receiver IIP<sub>3</sub> measurement results

Therefore, under experiment, the receiver is subject to a modified two-tone test, where one of the signals is Quadrature phase shift keying (QPSK-modulated) and set to UMTS standards. Accounting for the 1.8 dB loss of the duplexer and the 3 dB increase in noise margin allowed under blocking conditions, the maximum allowed total input-referred error is  $-98$  dBm [14]. The results of this test are shown in Fig. 8 and show that in this case under equalization, the




Fig. 8. Measured modified two-tone performance of the receiver, swept over amplitude.




Fig. 9. Measured modified two-tone performance of the receiver, swept over LO frequency. At LNA input TX power is  $-26$  dBm, CW power is  $-34$  dBm.

input-referred error is  $-101$  dBm. (note: here  $f_{CW} = 2.05125$  GHz,  $f_{LO} = 2.1225$  GHz) Also shown in Fig. 8 are the results of the same test using the canonical NLMS algorithm. A main path quadrature mismatch of about  $3^\circ$  is partially responsible for the higher input-referred IM3 products. All numbers reported and plots shown correspond to the worse of the two digital baseband quadrature outputs under the aforementioned conditions.

The total input-referred error accounts for thermal noise, gain changes, and distortion products. Removing the effect of main path IM2 products and thermal noise yields a lumped input-referred quantity consisting of all other error sources. This quantity is treated as residual IM3 error, and from its value at the worst-case input blocker magnitude a slope-of-3 line is extrapolated to obtain an effective IIP3 of  $+5.3$  dBm. This is an improvement of  $12.4$  dB from the uncorrected IIP3 of  $-7.1$  dBm. This test was also performed at all 12 UMTS RX frequencies, with the results shown in Fig. 9. In Figs 8 and 9, the calculated thermal noise of the  $50 \Omega$  input impedance is removed to isolate the performance of the receiver circuitry. The convergence behavior of the adaptive equalizer is shown in Fig. 10.

### B) Receiver sensitivity measurement results

Although the IIP3 test provides insight as to how nonlinear terms contribute to the input-referred error of the




Fig. 10. Measured convergence of the adaptive equalization algorithm.




Fig. 11. Measured sensitivity results of the receiver.

Parameter Measured at $f_{LO}=2.1225\text{GHz}$	Result
Total Active Analog Die Area	1.6mm $\times$ 1.5mm
Active Alternate Path Analog Die Area	0.5mm $\times$ 0.4mm
Analog Die Technology Node	130nm CMOS
Estimated Digital Alternate Path Area	0.42mm $\times$ 0.42mm
Digital Die Technology Node	90nm CMOS
Analog Die LNA+Main Path DC Gain	30.5dB
Complete LNA+Main Path DC Gain to ADC Input	70.2dB
Return Loss (S11) 2.11GHz-2.17GHz	< -13dB
IIP2@1.98GHz	+58dBm
Uncorrected IIP3 @1.98GHz/2.05125GHz	-7.1dBm
Effective IIP3@1.98GHz/2.05125GHz	+5.3dBm
ICP1@1.98GHz	-19dBm
Analog Die LNA+Main Path NF	5.1dB
Complete LNA+Main Path NF	5.5dB
Baseline DPCH Sensitivity	-121.9dBm
DPCH Sensitivity Under Blocking/Correction Off	-98.8dBm
DPCH Sensitivity Under Blocking/Correction On	-119.5dBm
Analog Die Supply Voltage	1.2V/2.7V
Analog Die LNA+Main Path Current	28mA (1.2V)
Analog Die Alternate Path Current	6.7mA (1.2V)
Estimated Digital Alternate Path Current	5.6mA (1.0V)
Baseband Signal Measurement Bandwidth	10kHz-1.92MHz

Fig. 12. Measured performance summary of receiver.




Fig. 13. RF CMOS front-end analog die.

receiver, the actual performance specification that must be met is that of the sensitivity test. In this work, such a test is performed using a specification-equivalent UMTS 12.2 kbps downlink reference measurement channel [12] with both I and Q channels active, with the results comparable to those in [15]. As part of this test, the digital outputs of the receiver are recorded, then postprocessed offline in MATLAB. The digital receiver outputs are resampled in MATLAB to 30.72 MHz, which is a multiple of the UMTS chip rate of 3.84 MHz.

The theoretical relation between sensitivity and noise figure is given in [15]. In this work,  $G = 21.1$  dB and  $IL \approx 0$  dB. Accounting for the 1.8 dB loss of the duplexer, the receiver must achieve  $BER = 10^{-3}$  for  $DPCH_{Ec} = -118.8$  dBm at the LNA input under typical conditions and  $DPCH_{Ec} = -115.8$  dBm under worst-case blocking conditions.

The results of the test are shown in Fig. 11. The fact that  $BER = 10^{-3}$  occurs with despread  $SNR \approx 1$  dB indicates that the MATLAB postprocessing was performed correctly [15]. Each point in Fig. 12 represents the average of  $4.88 \times 10^5$  bits (2000 data frames). These results are in good agreement with those reported in the previous section and in the performance summary in Fig. 12, with the salient result being the 20.7 dB improvement in sensitivity when the alternate path is fully enabled. This corresponds to the roughly 20 dB improvement in input-referred error seen at  $-26$  dBm TX leakage in Fig. 9.

### C) Additional measurement results

The measured performance summary of the receiver is shown in Fig. 12. Digital power and area numbers are pre-layout estimates derived from a 90 nm bulk CMOS standard cell library with estimated wiring parasitics. Figure 13 shows a die photograph of the integrated RF CMOS front end.

## VIII. CONCLUSION

This paper describes a UMTS receiver with an integrated RF section in which IM3 products are canceled using a novel mixed-signal feedforward loop. Concepts and methodologies

that relate the performance of the alternate feedforward path subcircuits to the performance of the overall receiver are also considered.

## ACKNOWLEDGEMENTS

The authors thank F. Bohn for the frequency divider IP and H. Mani and J. Yoo for testing assistance. This project was supported by an NDSEG fellowship and the Lee Center for Advanced Networking.

## REFERENCES

- [1] Keehr, E.; Hajimiri, A.: Digitally assisted linearization of wideband direct conversion receivers, in Proc. IEEE European Microwave Integrated Circuit Conf. (2008), pp. 159–162.
- [2] Keehr, E.; Hajimiri, A.: Equalization of third-order intermodulation products in wideband direct-conversion receivers. IEEE J. Solid-State Circuits, **43** (2008), 2853–2867.
- [3] Valkama, M.; Ghadam, A.S.H.; Antilla, L.; Renfors, M.: Advanced digital signal processing techniques for compensation of nonlinear distortion in wideband multicarrier radio receivers. IEEE Trans. Microwave Theory Tech., **54** (2006), 2356–66.
- [4] Liscidini, A.; Brandolini, M.; Sanzogni, D.; Castello, R.: A 0.13 mm CMOS front-end, for DCS1800/UMTS/802.11b-g with multiband positive feedback low-noise amplifier. IEEE J. Solid State Circuits, **41** (2006), 981–9.
- [5] Floyd, B.A.; Reynolds, S.K.; Zwick, T.; Khuon, L.; Beukema, T.; Pfeiffer, U.R.: WCDMA direct-conversion receiver front-end comparison in RF-CMOS and SiGe BiCMOS. IEEE Trans. Microwave Theory Tech., **53** (2002), 1181–1188.
- [6] Keehr, E.; Hajimiri, A.: Analysis of internally bandlimited multistage cubic term generators for RF receivers. IEEE Transactions on Circuits and Systems – I, available at <http://ieeexplore.ieee.org>.
- [7] Shearer, F.; MacEachern, L.: A precision CMOS analog cubing circuit, in IEEE NEWCAS, 2004, 281–284.
- [8] Westesson, E.; Sundstrom, L.: A complex polynomial predistorter chip in CMOS for baseband or IF linearization of RF power amplifiers in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS '99), vol. 1, 1999, 206–209.
- [9] Nesimoglu, T.; Canagarajah, C.N.; McGeehan, J.P.: A broadband polynomial predistorter for reconfigurable radio, in Vehicular Technology Conf., 2001, vol. 3, 2001, 1968–1972.
- [10] Rahkonen, T.; *et al.*: Performance of an integrated 2.1 GHz analog predistorter, in 2006 Int. Workshop on Integrated Nonlinear Microwave and Millimeter-Wave Circuits, 2006, 34–37.
- [11] Oba, H.; Kim, M.; Arai, H.: FPGA implementation of LMS and N-LMS processor for adaptive array applications, in Int. Symp. Intelligent Signal Processing and Communications (ISPACS) Digest of Technical Papers, 2006, 485–488.
- [12] UE Radio Transmission and Reception (FDD), Tech. Specification Group, 3 GPP, (TSG) RAN WG4, TS 25.101, v8.1.0, December 2007.
- [13] muRata Corp Part Number DFYK61G95LBJCA, <http://www.murata.com>. Data sheet available at <http://smartdata.usbid.com/datasheets/usbid/dsid/103495.pdf>.
- [14] Springer, A.; Maurer, L.; Weigel, R.: RF system concepts for highly integrated RFICs for W-CDMA mobile radio terminals. IEEE Trans. Microwave Theory Tech., **50** (2002), 254–267.
- [15] Reynolds, S.K.; Floyd, B.A.; Beukema, T.J.; Zwick, T.; Pfeiffer, U.R.: Design and compliance testing of a SiGe WCDMA receiver IC with integrated analog baseband. Proc. IEEE, **93** (2005), 1624–1636.



**Edward A. Keehr** (M'02–S'05) received S.B. and M. Eng degrees in electrical engineering from the Massachusetts Institute of Technology (MIT), Cambridge, MA, in 2001 and 2002, respectively. From 2005, he has been working toward a Ph.D. degree in electrical engineering with the Caltech High-Speed Integrated Circuits (CHIC)

group at the California Institute of Technology (Caltech), Pasadena, CA. From 1999 to 2002, he held summer internships with QUALCOMM, Incorporated, San Diego, CA as part of the MIT VI-A internship program. From 2002 to 2005 he worked at QUALCOMM as a full-time design engineer specializing in analog and mixed-signal circuits. His current research interests are RF transceiver circuits and architectures.

Mr. Keehr is a member of Tau Beta Pi and Eta Kappa Nu. He was the recipient of an NDSEG Fellowship in 2005 and the Analog Devices Outstanding Student Designer Award in 2006.



**Ali Hajimiri** (M'99) received a B.S. degree in electronics engineering from the Sharif University of Technology, and M.S. and Ph.D. degrees in electrical engineering from the Stanford University in 1996 and 1998, respectively. He was a design engineer with Philips Semiconductors, where he worked on a BiCMOS chipset for GSM

and cellular units from 1993 to 1994. In 1995, he was with Sun Microsystems, where he worked on the UltraSPARC microprocessor's cache RAM design methodology. During the summer of 1997, he was with Lucent Technologies (Bell Labs), Murray Hill, NJ, where he investigated low-phase-noise integrated oscillators. In 1998, he joined the Faculty of the California Institute of Technology, Pasadena, where he is a professor of electrical engineering and the director of Microelectronics Laboratory. His research interests are high-speed and RF integrated circuits. He is the author of *The Design of Low Noise Oscillators* (Boston, MA: Springer, 1999) and has authored and coauthored more than 100 refereed journal and conference technical articles. He holds more than 30 US and European patents. He is a member of the Technical Program Committee of the International Solid-State Circuits Conference (ISSCC). He has also served as an associate editor of the IEEE Journal of Solid-State Circuits (JSSC), an associate editor of IEEE Transactions on Circuits and Systems (TCAS): Part-II, a member of the Technical Program Committees of the International Conference on Computer Aided Design (ICCAD), guest editor of the IEEE Transactions on Microwave Theory and Techniques, and the Guest Editorial Board of Transactions of Institute of Electronics, Information and Communication Engineers of Japan (IEICE). He was selected to the top 100 innovators (TR100) list in 2004 and is a Fellow of Okawa Foundation. He is a distinguished lecturer of the IEEE

Solid-State and Microwave Societies. He is the recipient of Caltech's Graduate Students Council Teaching and Mentoring award as well as Associated Students of Caltech Undergraduate Excellence in Teaching Award. He was the gold medal winner of the National Physics Competition and the Bronze Medal winner of the 21st International Physics Olympiad, Groningen, Netherlands. He was a co-recipient

of the IEEE Journal of Solid-State Circuits Best Paper Award of 2004, the International Solid-State Circuits Conference (ISSCC) Jack Kilby Outstanding Paper Award, two times co-recipient of CICC's best paper awards, and a three times winner of the IBM Faculty Partnership Award as well as National Science Foundation CAREER Award. He is a cofounder of Axiom Microdevices Inc.